



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/699,077	10/27/2000	Masahiro Ishida	KPO089	9031
25271	7590	05/03/2004	EXAMINER	
GALLAGHER & LATHROP, A PROFESSIONAL CORPORATION 601 CALIFORNIA ST SUITE 1111 SAN FRANCISCO, CA 94108			SHARON, AYAL I	
		ART UNIT		PAPER NUMBER
		2123		5

DATE MAILED: 05/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

DU

Office Action Summary	Applicant Name .	Applicant(s)
	09/699,077 Examiner Ayal I Sharon	ISHIDA ET AL. Art Unit 2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 20 February 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-12 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1,2,4,6 and 8-12 is/are rejected.
 7) Claim(s) 3,5 and 7 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Introduction

1. Claims 1-12 of U.S. Application 09/699,077, originally filed on 10/27/2000, are presented for examination. The application has a foreign priority date of 01/24/2000. Applicants have amended the specification in paper #4, filed on 02/20/2004, but have not amended, added, or cancelled any claims. In response to Applicants' arguments, Examiner has modified the 35 USC § 103 rejections. This Office Action is therefore non-final.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
3. The prior art used for these rejections is as follows:
4. Cole, Jr. et al. U.S. Patent 6,031,386. (Henceforth referred to as "**Cole**").
5. Acuna, E.L. et al. "Simulation Techniques for Mixed Analog / Digital Circuits." IEEE Journal of Solid-State Circuits. Vol.25, Issue 2. pp.353-363. (Henceforth referred to as "**Acuna**").

6. Carmichael, N. et al. "Simulation as an Aid to Power Supply Diagnostics".
AUTOTESTCON '95. Aug. 8-10, 1995. pp.556-560. (Henceforth referred to as "Carmichael").
7. **Claims 1-2, 4, 6, and 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cole in view of Acuna.**

8. In regards to Claim 1, Cole teaches the following limitations of Claim 1:
 1. A fault simulation method for a semiconductor IC, said method comprising the steps of:

generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;
(Cole, especially: col.2, line 65 to col.3, line 5. Cole teaches "[a] means connected to a plurality of input pins or terminals of the IC for providing a vector set of voltage inputs to the IC for toggling the IC between logic states thereof."
Also, Cole, col.3, lines 17-20. Cole teaches that "The means for providing the vector set of voltage inputs to the IC can comprise a switch matrix, or preferably an integrated circuit tester."
Examiner interprets Applicants' "test pattern sequence" as being a duplication of Cole's "vector set of voltages".)

performing a logic simulation of the operation of said semiconductor IC in the case of applying thereto each of said two or more test patterns of said test pattern sequence, and calculating a logic signal value sequence in each signal line in said semiconductor IC; and
(Cole, especially: col.3, lines 40-46. Cole teaches "... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC).")

generating a list of faults, which are detectable by a transient power supply current testing using said test pattern sequence, through the use of said logic signal value sequence in said each signal line calculated by said logic simulation.
(Cole, especially: col.3, lines 35-46. Cole teaches "toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value.)

Examiner notes that Cole teaches two embodiments of his invention: 1)
measuring a transient voltage component V_{DDT} (col.3, lines 32-46) and 2)

measuring a time delay in a transient voltage component V_{DDT} (col.3, lines 48-62). In both embodiments, the measured values are compared to “known values” derived from numerical modeling of the IC.

However, Cole does not expressly teach that the numerical modeling that is performed is a “logic simulation” as opposed to a “transition simulation”, as defined by Applicants in paper #4, p.7. (Applicants defined the difference between the two types of simulation as follows: “A transition simulation must account for the timing of signal transitions …”, while “A logic simulation does not need to account for the timing of signal transitions. It considers state logic levels.”)

Acuna, on the other hand, teaches a simulator which performs four types of circuit simulation (see Acuna, Section II, pp.354-355): 1) Electrical Analysis, 2) Logic Analysis, 3) Electrical-Logical (ELOGIC) Analysis, and 4) Time Step Synchronization.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Acuna, because Acuna teaches the use of both analog and digital simulation of mixed analog/digital MOS circuits (see Acuna, Abstract), which is what is needed to simulate the MOS circuits in Cole’s “numerical modeling” step (see Cole, col.3, lines 42-46).

9. In regards to Claim 2,

2. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for each logic-gate in said semiconductor IC.

Cole teaches that measured values are compared to “known values” derived from numerical modeling of the IC. Cole also teaches (see col.3, lines 35-46) “... toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value.”

Examiner interprets that the list of “defects or failed mechanism” constitutes a “fault list”.

However, Cole does not expressly teach that this list is created “for each logic gate in said semiconductor IC.”

Acuna, on the other hand, teaches (see Section “II.B Logic Analysis”) that “Inertial delay models are used for all gates except for the pass transistor. The delay can be specified as fixed values or fan-out-dependent values which depend on the output capacitive loading.”

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Acuna, because Acuna teaches the use of both analog and digital simulation of mixed analog/digital MOS circuits (see Acuna, Abstract), which is above and beyond what is needed to simulate the MOS circuits in Cole’s “numerical modeling” step (see Cole, col.3, lines 42-46).

10. In regards to Claim 4,

4. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for said each signal line.

Cole teaches that measured values are compared to "known values" derived from numerical modeling of the IC. Cole also teaches (see col.3, lines 35-46) "... toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value."

Examiner interprets that the list of "defects or failed mechanism" constitutes a "fault list".

However, Cole does not expressly teach that this list is created "for each signal line."

Acuna, on the other hand, teaches (see Section "II.B Logic Analysis") that "Inertial delay models are used for all gates except for the pass transistor. The delay can be specified as fixed values or fan-out-dependent values which depend on the output capacitive loading."

Examiner interprets that the gate information applies to the corresponding signal lines attached to the gates.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Acuna, because Acuna teaches the use of both analog and digital simulation of mixed analog/digital MOS circuits (see Acuna, Abstract), which is above and beyond

what is needed to simulate the MOS circuits in Cole's "numerical modeling" step (see Cole, col.3, lines 42-46).

11. In regards to Claim 6,

6. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for each signal propagation path in said semiconductor IC.

Cole teaches that measured values are compared to "known values" derived from numerical modeling of the IC. Cole also teaches (see col.3, lines 35-46) "... toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value."

Examiner interprets that the list of "defects or failed mechanism" constitutes a "fault list".

However, Cole does not expressly teach that this list is created "for each signal propagation path in said semiconductor IC."

Acuna, on the other hand, teaches (see Section "II.B Logic Analysis") that "Inertial delay models are used for all gates except for the pass transistor. The delay can be specified as fixed values or fan-out-dependent values which depend on the output capacitive loading."

Examiner interprets that the gate information applies to the corresponding signal lines ("signal propagation paths") attached to the gates.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Acuna,

because Acuna teaches the use of both analog and digital simulation of mixed analog/digital MOS circuits (see Acuna, Abstract), which is above and beyond what is needed to simulate the MOS circuits in Cole's "numerical modeling" step (see Cole, col.3, lines 42-46).

12. In regards to Claim 8,

8. The method of claim 1, further comprising the step of calculating said logic signal value sequence for every test pattern sequence prior to said fault list generating step.
(Examiner finds this to be inherent. There is a fault if the logic signal value is incorrect. Therefore, the expected logic signals must be calculated first, before testing for faults, or listing the located faults.)

13. In regards to Claim 9,

9. The method of claim 1, further comprising the step of calculating said logic signal value sequence and generating said fault list upon generation of each test pattern sequence.
(Examiner finds this to be inherent. Just as the expected logic signals must be calculated first, before testing for faults, it is also true that the logic signal value can only be calculated after the test pattern has been inputted.)

14. In regards to Claim 10, Cole teaches the following limitations of Claim 10:

10. A fault simulator for a semiconductor IC, comprising:
test pattern generating means for generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;
(Cole, especially: col.2, line 65 to col.3, line 5. Cole teaches "[a] means connected to a plurality of input pins or terminals of the IC for providing a vector set of voltage inputs to the IC for toggling the IC between logic states thereof."

Also, Cole, col.3, lines 17-20. Cole teaches that "The means for providing the vector set of voltage inputs to the IC can comprise a switch matrix, or preferably an integrated circuit tester."

Examiner interprets Applicants' "test pattern sequence" as being a mere duplication of Cole's "vector set of voltages".)

a logic simulator supplied with said test pattern sequence, for performing a logic simulation of the operation of said semiconductor IC in the case of applying thereto each of said two or more test patterns, and for calculating and outputting a logic signal value sequence in each signal line in said semiconductor IC;

(Cole, especially: col.3, lines 40-46. Cole teaches "... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present

invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC).")

a memory for storing said calculated logic signal value sequence generated in said each signal line for each test pattern sequence; and

(Examiner finds it is inherent that Cole has a memory for storing the "vector set of voltages", in order to keep track of what is being input for the test. Otherwise it would be impossible to keep track of which inputs generated faults.

Since Examiner interprets Applicants' "test pattern sequence" as being a mere duplication of Cole's "vector set of voltages", and that Cole has a memory for storing the "vector set of voltages", in order to keep track of what is being input for the test, it is inherent that Cole would have a memory for the "test pattern sequence". Otherwise it would be impossible to keep track of which inputs generated faults.)

fault list generating means supplied with said logic signal value sequence of said each signal line stored in said memory, for generating a list of faults detectable by a transient power supply current testing using said test pattern sequence.

(Cole, especially: col.3, lines 35-46. Cole teaches "toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value.)

Examiner notes that Cole teaches two embodiments of his invention: 1) measuring a transient voltage component V_{DDT} (col.3, lines 32-46) and 2) measuring a time delay in a transient voltage component V_{DDT} (col.3, lines 48-62). In both embodiments, the measured values are compared to "known values" derived from numerical modeling of the IC.

However, Cole does not expressly teach that the numerical modeling that is performed is a "logic simulation" as opposed to a "transition simulation", as defined by Applicants in paper #4, p.7. (Applicants defined the difference between the two types of simulation as follows: "A transition simulation must account for the timing of signal transitions ...", while "A logic simulation does not

need to account for the timing of signal transitions. It considers state logic levels.”)

Acuna, on the other hand, teaches a simulator which performs four types of circuit simulation (see Acuna, Section II, pp.354-355): 1) Electrical Analysis, 2) Logic Analysis, 3) Electrical-Logical (ELOGIC) Analysis, and 4) Time Step Synchronization.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Acuna, because Acuna teaches the use of both analog and digital simulation of mixed analog/digital MOS circuits (see Acuna, Abstract), which is what is needed to simulate the MOS circuits in Cole’s “numerical modeling” step (see Cole, col.3, lines 42-46).

15. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cole in view of Carmichael.

16. In regards to Claim 11, Cole teaches the following limitations of Claim 11 (except for the limitations in bold italics):

11. A fault simulation method for a semiconductor IC, said method comprising the steps of:
inserting an assumed fault in said semiconductor IC;

generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

(Cole, especially: col.2, line 65 to col.3, line 5. Cole teaches “[a] means connected to a plurality of input pins or terminals of the IC for providing a vector set of voltage inputs to the IC for toggling the IC between logic states thereof.”

Also, Cole, col.3, lines 17-20. Cole teaches that “The means for providing the vector set of voltage inputs to the IC can comprise a switch matrix, or preferably an integrated circuit tester.”

Examiner interprets Applicants’ “test pattern sequence” as being a duplication of Cole’s “vector set of voltages”.)

applying said test pattern to said semiconductor IC **with said assumed fault inserted therein** and performing a circuit simulation of the operation of said semiconductor IC to thereby calculate a transient power supply current of said semiconductor IC;

(Cole, especially: col.3, lines 40-46. Cole teaches "... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC).")

comparing said calculated transient power supply current with the transient power supply current of a normal circuit and **deciding whether said assumed fault is detectable** by a transient power supply current testing using said test pattern sequence; and

(Cole, especially: col.3, lines 40-46. Cole teaches "... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC).")

generating a fault list **in which said detectable fault** and an identifier of said test pattern sequence are registered.

(Cole, especially: col.3, lines 35-46. Cole teaches "toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value.)

However, Cole does not expressly teach that an assumed fault is inserted into the semiconductor IC, that the test pattern is applied to the semiconductor IC with the assumed fault inserted therein, deciding whether the assumed fault is detectable, or generating a fault list in which the detectable faults are registered.

Carmichael, on the other hand, does teach the insertion of assumed faults into the semiconductor IC (see Section II.A. "Simulation Process"), as well as applying the test pattern is applied to the semiconductor IC with the assumed fault inserted therein (see Section III.A. "Switching Regulator Example"), deciding whether the assumed fault is detectable (see Section III.A. "Switching Regulator

Example"), and generating a fault list in which the detectable faults are registered (see Section III.A. "Switching Regulator Example").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Carmichael, because "simulation allows a fault to be inserted without damaging the power supply under test. This benefit is particularly important because failures in power supplies often have an avalanche effect. One failure can propagate to damage several other components." (see Carmichael, "Abstract").

17. In regards to Claim 12, Cole teaches the following limitations of Claim 12 (except for the limitations in bold italics):

12. A fault simulator for a semiconductor IC comprising:

test pattern generating means for generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

(Cole, especially: col.2, line 65 to col.3, line 5. Cole teaches "[a] means connected to a plurality of input pins or terminals of the IC for providing a vector set of voltage inputs to the IC for toggling the IC between logic states thereof."

Also, Cole, col.3, lines 17-20. Cole teaches that "The means for providing the vector set of voltage inputs to the IC can comprise a switch matrix, or preferably an integrated circuit tester."

Examiner interprets Applicants' "test pattern sequence" as being a duplication of Cole's "vector set of voltages".)

fault inserting means for inserting an assumed fault into said semiconductor IC;

a circuit simulator for applying said test pattern to said semiconductor IC with said ***assumed fault inserted therein*** and performing a circuit simulation of the operation of said semiconductor IC to thereby calculate a transient power supply current of said semiconductor IC;

(Cole, especially: col.3, lines 40-46. Cole teaches "... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC).")

and fault list generating means for comparing said calculated transient power supply current with the transient power supply current of a normal circuit, **for deciding whether said assumed fault is detectable** by a transient power supply current testing using said test pattern sequence, and for registering said detectable fault and an identifier of said test pattern sequence in a fault list.

(Cole, especially: col.3, lines 35-46. Cole teaches “toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC … and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value.)

However, Cole does not expressly teach that an assumed fault is inserted into the semiconductor IC, that the test pattern is applied to the semiconductor IC with the assumed fault inserted therein, deciding whether the assumed fault is detectable, or generating a fault list in which the detectable faults are registered.

Carmichael, on the other hand, does teach the insertion of assumed faults into the semiconductor IC (see Section II.A. “Simulation Process”), as well as applying the test pattern is applied to the semiconductor IC with the assumed fault inserted therein (see Section III.A. “Switching Regulator Example”), deciding whether the assumed fault is detectable (see Section III.A. “Switching Regulator Example”), and generating a fault list in which the detectable faults are registered (see Section III.A. “Switching Regulator Example”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Cole with those of Carmichael, because “simulation allows a fault to be inserted without damaging the power supply under test. This benefit is particularly important because failures in power supplies often have an avalanche effect. One failure can propagate to damage several other components.” (see Carmichael, “Abstract”).

Allowable Subject Matter

18. Claims 3, 5, and 7 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and all intervening claims.

19. In regards to Claim 3,

3. The method of claim 2, wherein said fault list generating step is a step of checking, for said each logic gate, whether a logic signal value sequence in an output signal line of said each logic gate has been changed, and if so, generating said fault list in which an identifier of a test pattern sequence having changed said logic signal value sequence and said logic gate are registered in correspondence with each other.

neither Cole, Acuna, or Carmeichel, either individually nor in combination, teach the combination of limitations in this claim.

20. In regards to Claim 5,

5. The method of claim 4, wherein said fault list generating step comprising the steps of: checking, for said each signal line, whether said logic signal value sequence in said each signal line has been changed;

if so, checking whether a logic signal value sequence in an output signal line of a logic gate having its input connected to said signal line, in which said logic signal value sequence has been changed, is changed by a test pattern sequence having changed said logic signal value sequence in said signal line, and if so, generating said fault list in which said signal line and an identifier of said test pattern sequence having changed said logic signal value sequence in said signal line are registered in correspondence with each other.

neither Cole, Acuna, or Carmeichel, either individually nor in combination, teach the combination of limitations in this claim.

21. In regards to Claim 7,

7. The method of claim 6, wherein said fault list generating step is a step of checking, for said each signal propagation path, whether logic signal value sequences at respective points in said each signal propagation path have all been changed, and if so, generating said fault list in which an identifier of a test pattern sequence having changed said logic signal value sequences and said each signal propagation path are registered in correspondence with each other.

neither Cole, Acuna, or Carmeichel, either individually nor in combination, teach the combination of limitations in this claim.

Response to Amendment

22. In paper #4, pp.2-6, the Applicants have made minor amendments to the specification which clarify errors in the translation from the original Japanese text. Examiner finds that these do not constitute new matter, and has entered these amendments.

Re: Double Patenting Rejections

23. Examiner has found Applicants' arguments (paper #4, p.7) regarding the double patenting rejections to be persuasive, and has withdrawn them. In particular, Examiner found the argument that the issued patent claims "transition simulation", while the claims in the current application refer to "logic simulation". More specifically, Applicants argue (paper #4, p.7) that "transition simulation must account for the timing of signal transactions", while "a logic simulation does not need to account for the timing of signal transitions."

Re: Claim Rejections - 35 USC § 103

24. Examiner has found Applicants' arguments (paper #4, p.8) regarding the 35 USC §103 rejections to be persuasive, and has withdrawn the original rejections. This Office Action is therefore non-final.

Conclusion

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ayal I. Sharon whose telephone number is (703) 306-0297. The examiner can normally be reached on Monday through Thursday, and the first Friday of a biweek, 8:30 am – 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached on (703) 305-9704. Any response to this office action should be mailed to:

Director of Patents and Trademarks
Washington, DC 20231

Hand-delivered responses should be brought to the following office:

4th floor receptionist's office
Crystal Park 2
2121 Crystal Drive
Arlington, VA

The fax phone numbers for the organization where this application or proceeding is assigned are:


All communications: (703) 872-9306

Any inquiry of a general nature or relating to the status of this application
or proceeding should be directed to the receptionist, whose telephone number is:
(703) 305-3900.

Ayal I. Sharon

Art Unit 2123

April 26, 2004



KEVIN J. TESKA
SUPERVISORY
PATENT EXAMINER